Lead Digital Design Engineer: RTL-to-GDS & Silicon Bring-up

Experteer Italy is seeking a highly skilled individual to lead the Digital Design team, delivering robust digital IPs for high-performance Analog/Mixed-Signal blocks. The role requires ownership of the digital signoff process and hands-on design in collaboration with various engineering teams. The ideal candidate will have over 10 years of RTL design experience and expertise in Verilog/SystemVerilog. The position offers a hybrid workplace, competitive compensation, and opportunities for career development.

#J-18808-Ljbffr